DOI: 10.1109/tcad.2002.807883. Efficient very large scale integration power/ground network sizing based on equivalent circuit modeling

Efficient very large scale integration power/ground network sizing based on equivalent circuit modeling

10.1109/tcad.2002.807883

Crossref journal-article

Institute of Electrical and Electronics Engineers (IEEE)

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (263)

Bibliography

Tan, S. X.-D., & Shi, C.-J. R. (2003). Efficient very large scale integration power/ground network sizing based on equivalent circuit modeling. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 22(3), 277â284.

Authors 2

S.X.-D. Tan (first)
C.-J.R. Shi (additional)

References 17 Referenced 24

10.1109/PROC.1969.7340
{'volume-title': 'Circuit, Interconnections and Packaging for VLSI', 'year': '1989', 'author': 'Bakoglu', 'key': 'ref2'} / Circuit, Interconnections and Packaging for VLSI by Bakoglu (1989)
10.1109/PROC.1981.12170
10.1109/ICCAD.2000.896519
10.1109/TCS.1987.1086084
10.1109/43.3949
10.1145/74382.74530
10.1109/DAC.1997.597223
10.1145/74382.74529
10.1287/mnsc.7.4.379
10.1109/43.974140
10.1109/43.46778
10.1109/ICCAD.2000.896518
10.1145/513918.513936
10.1145/505388.505405
10.1145/309847.309880
10.1145/378239.379021

Dates

Type	When
Created	22 years, 5 months ago (March 7, 2003, 1:58 p.m.)
Deposited	5 months, 1 week ago (March 19, 2025, 2:07 a.m.)
Indexed	5 months, 1 week ago (March 22, 2025, 4:39 a.m.)
Issued	22 years, 5 months ago (March 1, 2003)
Published	22 years, 5 months ago (March 1, 2003)
Published Print	22 years, 5 months ago (March 1, 2003)

Funders 0

None

BibTeX

@article{Tan_2003, title={Efficient very large scale integration power/ground network sizing based on equivalent circuit modeling}, volume={22}, ISSN={0278-0070}, url={http://dx.doi.org/10.1109/tcad.2002.807883}, DOI={10.1109/tcad.2002.807883}, number={3}, journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems}, publisher={Institute of Electrical and Electronics Engineers (IEEE)}, author={Tan, S.X.-D. and Shi, C.-J.R.}, year={2003}, month=mar, pages={277–284} }

JSON

{
  "indexed": {
    "date-parts": [
      [
        2025,
        3,
        22
      ]
    ],
    "date-time": "2025-03-22T08:39:46Z",
    "timestamp": 1742632786742,
    "version": "3.40.1"
  },
  "reference-count": 17,
  "publisher": "Institute of Electrical and Electronics Engineers (IEEE)",
  "issue": "3",
  "license": [
    {
      "start": {
        "date-parts": [
          [
            2003,
            3,
            1
          ]
        ],
        "date-time": "2003-03-01T00:00:00Z",
        "timestamp": 1046476800000
      },
      "content-version": "vor",
      "delay-in-days": 0,
      "URL": "https://ieeexplore.ieee.org/Xplorehelp/downloads/license-information/IEEE.html"
    }
  ],
  "content-domain": {
    "domain": [],
    "crossmark-restriction": false
  },
  "published-print": {
    "date-parts": [
      [
        2003,
        3
      ]
    ]
  },
  "DOI": "10.1109/tcad.2002.807883",
  "type": "journal-article",
  "created": {
    "date-parts": [
      [
        2003,
        3,
        7
      ]
    ],
    "date-time": "2003-03-07T18:58:16Z",
    "timestamp": 1047063496000
  },
  "page": "277-284",
  "source": "Crossref",
  "is-referenced-by-count": 24,
  "title": "Efficient very large scale integration power/ground network sizing based on equivalent circuit modeling",
  "prefix": "10.1109",
  "volume": "22",
  "author": [
    {
      "given": "S.X.-D.",
      "family": "Tan",
      "sequence": "first",
      "affiliation": []
    },
    {
      "given": "C.-J.R.",
      "family": "Shi",
      "sequence": "additional",
      "affiliation": []
    }
  ],
  "member": "263",
  "reference": [
    {
      "key": "ref1",
      "doi-asserted-by": "publisher",
      "DOI": "10.1109/PROC.1969.7340"
    },
    {
      "volume-title": "Circuit, Interconnections and Packaging for VLSI",
      "year": "1989",
      "author": "Bakoglu",
      "key": "ref2"
    },
    {
      "key": "ref3",
      "doi-asserted-by": "publisher",
      "DOI": "10.1109/PROC.1981.12170"
    },
    {
      "key": "ref4",
      "doi-asserted-by": "publisher",
      "DOI": "10.1109/ICCAD.2000.896519"
    },
    {
      "key": "ref5",
      "doi-asserted-by": "publisher",
      "DOI": "10.1109/TCS.1987.1086084"
    },
    {
      "key": "ref6",
      "doi-asserted-by": "publisher",
      "DOI": "10.1109/43.3949"
    },
    {
      "key": "ref7",
      "doi-asserted-by": "publisher",
      "DOI": "10.1145/74382.74530"
    },
    {
      "key": "ref8",
      "doi-asserted-by": "publisher",
      "DOI": "10.1109/DAC.1997.597223"
    },
    {
      "key": "ref9",
      "doi-asserted-by": "publisher",
      "DOI": "10.1145/74382.74529"
    },
    {
      "key": "ref10",
      "doi-asserted-by": "publisher",
      "DOI": "10.1287/mnsc.7.4.379"
    },
    {
      "key": "ref11",
      "doi-asserted-by": "publisher",
      "DOI": "10.1109/43.974140"
    },
    {
      "key": "ref12",
      "doi-asserted-by": "publisher",
      "DOI": "10.1109/43.46778"
    },
    {
      "key": "ref13",
      "doi-asserted-by": "publisher",
      "DOI": "10.1109/ICCAD.2000.896518"
    },
    {
      "key": "ref14",
      "doi-asserted-by": "publisher",
      "DOI": "10.1145/513918.513936"
    },
    {
      "key": "ref15",
      "doi-asserted-by": "publisher",
      "DOI": "10.1145/505388.505405"
    },
    {
      "key": "ref16",
      "doi-asserted-by": "publisher",
      "DOI": "10.1145/309847.309880"
    },
    {
      "key": "ref17",
      "doi-asserted-by": "publisher",
      "DOI": "10.1145/378239.379021"
    }
  ],
  "container-title": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
  "original-title": [],
  "language": "en",
  "link": [
    {
      "URL": "http://xplorestaging.ieee.org/ielx5/43/26533/01182072.pdf?arnumber=1182072",
      "content-type": "unspecified",
      "content-version": "vor",
      "intended-application": "similarity-checking"
    }
  ],
  "deposited": {
    "date-parts": [
      [
        2025,
        3,
        19
      ]
    ],
    "date-time": "2025-03-19T06:07:20Z",
    "timestamp": 1742364440000
  },
  "score": 1,
  "resource": {
    "primary": {
      "URL": "http://ieeexplore.ieee.org/document/1182072/"
    }
  },
  "subtitle": [],
  "short-title": [],
  "issued": {
    "date-parts": [
      [
        2003,
        3
      ]
    ]
  },
  "references-count": 17,
  "journal-issue": {
    "issue": "3",
    "published-print": {
      "date-parts": [
        [
          2003,
          3
        ]
      ]
    }
  },
  "URL": "http://dx.doi.org/10.1109/TCAD.2002.807883",
  "relation": {},
  "ISSN": [
    "0278-0070"
  ],
  "subject": [],
  "container-title-short": "IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.",
  "published": {
    "date-parts": [
      [
        2003,
        3
      ]
    ]
  }
}