DOI: 10.1109/tc.1983.1676220. Asynchronous and Clocked Control Structures for VSLI Based Interconnection Networks

Asynchronous and Clocked Control Structures for VSLI Based Interconnection Networks

10.1109/tc.1983.1676220

Crossref journal-article

Institute of Electrical and Electronics Engineers (IEEE)

IEEE Transactions on Computers (263)

Bibliography

Wann, & Franklin. (1983). Asynchronous and Clocked Control Structures for VSLI Based Interconnection Networks. IEEE Transactions on Computers, Câ32(3), 284â293.

Authors 2

Wann (first)
Franklin (additional)

References 32 Referenced 59

{'journal-title': 'SPIECE2 A computer program to simulate semiconductor circuits', 'year': '1975', 'author': 'nagel', 'key': 'ref32'} / SPIECE2 A computer program to simulate semiconductor circuits by nagel (1975)
10.1109/DAC.1981.1585417
10.1117/12.933696 / Proc SPIE / synchronous vs. asynchronous computation in vlsi array processors by kung (1982)
10.1109/TC.1982.1675927
10.1145/800123.803967
{'key': 'ref12', 'first-page': '329', 'article-title': 'a layout for the shuffle-exchange network', 'author': 'hoey', 'year': '1980', 'journal-title': 'Proc 1980 Int Conf Parallel Process'} / Proc 1980 Int Conf Parallel Process / a layout for the shuffle-exchange network by hoey (1980)
10.1109/T-C.1975.224157
{'key': 'ref14', 'first-page': '66', 'article-title': 'chip carriers, pin-grid arrays change the pc board landscape', 'author': 'lyman', 'year': '1981', 'journal-title': 'Electronics'} / Electronics / chip carriers, pin-grid arrays change the pc board landscape by lyman (1981)
{'key': 'ref15', 'first-page': '74', 'article-title': 'figures of merit for interconnection networks', 'author': 'malek', 'year': '1980', 'journal-title': 'Proc Workshop on Interconnection Networks Parallel Distribut Process'} / Proc Workshop on Interconnection Networks Parallel Distribut Process / figures of merit for interconnection networks by malek (1980)
{'journal-title': 'Introduction to VLSI Systems', 'year': '1980', 'author': 'mead', 'key': 'ref16'} / Introduction to VLSI Systems by mead (1980)
{'journal-title': 'Multiprocessor interconnection networks in a VLSI environment', 'year': '1981', 'author': 'padmanabhan', 'key': 'ref17'} / Multiprocessor interconnection networks in a VLSI environment by padmanabhan (1981)
10.1109/TC.1981.1675695
10.1109/TC.1977.1674863
10.1145/800135.804401
10.1145/642089.642111
10.1145/1499402.1499515
10.1145/1465482.1465536
{'journal-title': 'On the design of hazard free circuits', 'year': '1981', 'author': 'fang', 'key': 'ref6'} / On the design of hazard free circuits by fang (1981)
10.1145/1067649.801713
{'journal-title': 'Microcomputers and Memories', 'year': '1981', 'key': 'ref5'} / Microcomputers and Memories (1981)
10.1109/TC.1982.1675927
10.1145/800090.802908
{'journal-title': 'Mathematical Theory of Connecting Networks and Telephone Traffic', 'year': '1965', 'author': 'benes', 'key': 'ref2'} / Mathematical Theory of Connecting Networks and Telephone Traffic by benes (1965)
10.1109/TC.1981.1675776
{'journal-title': "Delays in PLA's Analysis reduction and computer aided optimization", 'year': '1982', 'author': 'anantharaman', 'key': 'ref1'} / Delays in PLA's Analysis reduction and computer aided optimization by anantharaman (1982)
{'key': 'ref20', 'first-page': '125', 'article-title': 'modular crossbar switch for large-scale multiprocessor systemsstructure and implementation', 'volume': '50', 'author': 'quatember', 'year': '0', 'journal-title': 'Proc AFIPS 1981 Nat Comput Conf'} / Proc AFIPS 1981 Nat Comput Conf / modular crossbar switch for large-scale multiprocessor systemsstructure and implementation by quatember (0)
{'key': 'ref22', 'first-page': '218', 'author': 'seitz', 'year': '1980', 'journal-title': 'Introduction to VLSI Systems'} / Introduction to VLSI Systems by seitz (1980)
{'key': 'ref21', 'first-page': '345', 'article-title': 'self-timed vlsi systems', 'author': 'seitz', 'year': '1979', 'journal-title': 'Proc Caltech Conf VLSI'} / Proc Caltech Conf VLSI / self-timed vlsi systems by seitz (1979)
{'key': 'ref24', 'first-page': '529', 'article-title': 'a survey of interconnection methods for reconfigurable parallel processing systems', 'volume': '48', 'author': 'siegel', 'year': '0', 'journal-title': 'Proc AFIPS 1979 Nat Comput Conf'} / Proc AFIPS 1979 Nat Comput Conf / a survey of interconnection methods for reconfigurable parallel processing systems by siegel (0)
10.1145/1500518.1500623
{'key': 'ref26', 'first-page': '395', 'article-title': 'the trimosbus', 'author': 'sutherland', 'year': '1979', 'journal-title': 'Proc Caltech Conf VLSI'} / Proc Caltech Conf VLSI / the trimosbus by sutherland (1979)
10.1145/800255.810659

Dates

Type	When
Created	17 years, 11 months ago (Sept. 4, 2007, 12:35 p.m.)
Deposited	1 month ago (July 21, 2025, 2:04 p.m.)
Indexed	2 weeks, 6 days ago (Aug. 2, 2025, 12:29 p.m.)
Issued	42 years, 5 months ago (March 1, 1983)
Published	42 years, 5 months ago (March 1, 1983)
Published Print	42 years, 5 months ago (March 1, 1983)

Funders 0

None

BibTeX

@article{Wann_1983, title={Asynchronous and Clocked Control Structures for VSLI Based Interconnection Networks}, volume={C–32}, ISSN={2326-3814}, url={http://dx.doi.org/10.1109/tc.1983.1676220}, DOI={10.1109/tc.1983.1676220}, number={3}, journal={IEEE Transactions on Computers}, publisher={Institute of Electrical and Electronics Engineers (IEEE)}, author={Wann and Franklin}, year={1983}, month=mar, pages={284–293} }

JSON

{
  "indexed": {
    "date-parts": [
      [
        2025,
        8,
        2
      ]
    ],
    "date-time": "2025-08-02T16:29:41Z",
    "timestamp": 1754152181261,
    "version": "3.41.2"
  },
  "reference-count": 32,
  "publisher": "Institute of Electrical and Electronics Engineers (IEEE)",
  "issue": "3",
  "license": [
    {
      "start": {
        "date-parts": [
          [
            1983,
            3,
            1
          ]
        ],
        "date-time": "1983-03-01T00:00:00Z",
        "timestamp": 415324800000
      },
      "content-version": "vor",
      "delay-in-days": 0,
      "URL": "https://ieeexplore.ieee.org/Xplorehelp/downloads/license-information/IEEE.html"
    },
    {
      "start": {
        "date-parts": [
          [
            1983,
            3,
            1
          ]
        ],
        "date-time": "1983-03-01T00:00:00Z",
        "timestamp": 415324800000
      },
      "content-version": "stm-asf",
      "delay-in-days": 0,
      "URL": "https://doi.org/10.15223/policy-029"
    },
    {
      "start": {
        "date-parts": [
          [
            1983,
            3,
            1
          ]
        ],
        "date-time": "1983-03-01T00:00:00Z",
        "timestamp": 415324800000
      },
      "content-version": "stm-asf",
      "delay-in-days": 0,
      "URL": "https://doi.org/10.15223/policy-037"
    }
  ],
  "content-domain": {
    "domain": [],
    "crossmark-restriction": false
  },
  "published-print": {
    "date-parts": [
      [
        1983,
        3
      ]
    ]
  },
  "DOI": "10.1109/tc.1983.1676220",
  "type": "journal-article",
  "created": {
    "date-parts": [
      [
        2007,
        9,
        4
      ]
    ],
    "date-time": "2007-09-04T16:35:10Z",
    "timestamp": 1188923710000
  },
  "page": "284-293",
  "source": "Crossref",
  "is-referenced-by-count": 59,
  "title": "Asynchronous and Clocked Control Structures for VSLI Based Interconnection Networks",
  "prefix": "10.1109",
  "volume": "C-32",
  "author": [
    {
      "family": "Wann",
      "sequence": "first",
      "affiliation": [
        {
          "name": "Department of Electrical Engineering, Washington University"
        }
      ]
    },
    {
      "family": "Franklin",
      "sequence": "additional",
      "affiliation": []
    }
  ],
  "member": "263",
  "reference": [
    {
      "journal-title": "SPIECE2 A computer program to simulate semiconductor circuits",
      "year": "1975",
      "author": "nagel",
      "key": "ref32"
    },
    {
      "key": "ref31",
      "doi-asserted-by": "publisher",
      "DOI": "10.1109/DAC.1981.1585417"
    },
    {
      "key": "ref30",
      "doi-asserted-by": "crossref",
      "DOI": "10.1117/12.933696",
      "article-title": "synchronous vs. asynchronous computation in vlsi array processors",
      "volume": "341",
      "author": "kung",
      "year": "1982",
      "journal-title": "Proc SPIE"
    },
    {
      "key": "ref10",
      "doi-asserted-by": "publisher",
      "DOI": "10.1109/TC.1982.1675927"
    },
    {
      "key": "ref11",
      "doi-asserted-by": "publisher",
      "DOI": "10.1145/800123.803967"
    },
    {
      "key": "ref12",
      "first-page": "329",
      "article-title": "a layout for the shuffle-exchange network",
      "author": "hoey",
      "year": "1980",
      "journal-title": "Proc 1980 Int Conf Parallel Process"
    },
    {
      "key": "ref13",
      "doi-asserted-by": "publisher",
      "DOI": "10.1109/T-C.1975.224157"
    },
    {
      "key": "ref14",
      "first-page": "66",
      "article-title": "chip carriers, pin-grid arrays change the pc board landscape",
      "author": "lyman",
      "year": "1981",
      "journal-title": "Electronics"
    },
    {
      "key": "ref15",
      "first-page": "74",
      "article-title": "figures of merit for interconnection networks",
      "author": "malek",
      "year": "1980",
      "journal-title": "Proc Workshop on Interconnection Networks Parallel Distribut Process"
    },
    {
      "journal-title": "Introduction to VLSI Systems",
      "year": "1980",
      "author": "mead",
      "key": "ref16"
    },
    {
      "journal-title": "Multiprocessor interconnection networks in a VLSI environment",
      "year": "1981",
      "author": "padmanabhan",
      "key": "ref17"
    },
    {
      "key": "ref18",
      "doi-asserted-by": "publisher",
      "DOI": "10.1109/TC.1981.1675695"
    },
    {
      "key": "ref19",
      "doi-asserted-by": "publisher",
      "DOI": "10.1109/TC.1977.1674863"
    },
    {
      "key": "ref28",
      "doi-asserted-by": "publisher",
      "DOI": "10.1145/800135.804401"
    },
    {
      "key": "ref4",
      "doi-asserted-by": "publisher",
      "DOI": "10.1145/642089.642111"
    },
    {
      "key": "ref27",
      "doi-asserted-by": "publisher",
      "DOI": "10.1145/1499402.1499515"
    },
    {
      "key": "ref3",
      "doi-asserted-by": "publisher",
      "DOI": "10.1145/1465482.1465536"
    },
    {
      "journal-title": "On the design of hazard free circuits",
      "year": "1981",
      "author": "fang",
      "key": "ref6"
    },
    {
      "key": "ref29",
      "doi-asserted-by": "publisher",
      "DOI": "10.1145/1067649.801713"
    },
    {
      "journal-title": "Microcomputers and Memories",
      "year": "1981",
      "key": "ref5"
    },
    {
      "key": "ref8",
      "doi-asserted-by": "publisher",
      "DOI": "10.1109/TC.1982.1675927"
    },
    {
      "key": "ref7",
      "doi-asserted-by": "publisher",
      "DOI": "10.1145/800090.802908"
    },
    {
      "journal-title": "Mathematical Theory of Connecting Networks and Telephone Traffic",
      "year": "1965",
      "author": "benes",
      "key": "ref2"
    },
    {
      "key": "ref9",
      "doi-asserted-by": "publisher",
      "DOI": "10.1109/TC.1981.1675776"
    },
    {
      "journal-title": "Delays in PLA's Analysis reduction and computer aided optimization",
      "year": "1982",
      "author": "anantharaman",
      "key": "ref1"
    },
    {
      "key": "ref20",
      "first-page": "125",
      "article-title": "modular crossbar switch for large-scale multiprocessor systemsstructure and implementation",
      "volume": "50",
      "author": "quatember",
      "year": "0",
      "journal-title": "Proc AFIPS 1981 Nat Comput Conf"
    },
    {
      "key": "ref22",
      "first-page": "218",
      "author": "seitz",
      "year": "1980",
      "journal-title": "Introduction to VLSI Systems"
    },
    {
      "key": "ref21",
      "first-page": "345",
      "article-title": "self-timed vlsi systems",
      "author": "seitz",
      "year": "1979",
      "journal-title": "Proc Caltech Conf VLSI"
    },
    {
      "key": "ref24",
      "first-page": "529",
      "article-title": "a survey of interconnection methods for reconfigurable parallel processing systems",
      "volume": "48",
      "author": "siegel",
      "year": "0",
      "journal-title": "Proc AFIPS 1979 Nat Comput Conf"
    },
    {
      "key": "ref23",
      "doi-asserted-by": "publisher",
      "DOI": "10.1145/1500518.1500623"
    },
    {
      "key": "ref26",
      "first-page": "395",
      "article-title": "the trimosbus",
      "author": "sutherland",
      "year": "1979",
      "journal-title": "Proc Caltech Conf VLSI"
    },
    {
      "key": "ref25",
      "doi-asserted-by": "publisher",
      "DOI": "10.1145/800255.810659"
    }
  ],
  "container-title": "IEEE Transactions on Computers",
  "original-title": [],
  "link": [
    {
      "URL": "http://xplorestaging.ieee.org/ielx5/12/35225/01676220.pdf?arnumber=1676220",
      "content-type": "unspecified",
      "content-version": "vor",
      "intended-application": "similarity-checking"
    }
  ],
  "deposited": {
    "date-parts": [
      [
        2025,
        7,
        21
      ]
    ],
    "date-time": "2025-07-21T18:04:41Z",
    "timestamp": 1753121081000
  },
  "score": 1,
  "resource": {
    "primary": {
      "URL": "https://ieeexplore.ieee.org/document/1676220/"
    }
  },
  "subtitle": [],
  "short-title": [],
  "issued": {
    "date-parts": [
      [
        1983,
        3
      ]
    ]
  },
  "references-count": 32,
  "journal-issue": {
    "issue": "3"
  },
  "URL": "http://dx.doi.org/10.1109/TC.1983.1676220",
  "relation": {},
  "ISSN": [
    "0018-9340",
    "1557-9956",
    "2326-3814"
  ],
  "subject": [],
  "container-title-short": "IEEE Trans. Comput.",
  "published": {
    "date-parts": [
      [
        1983,
        3
      ]
    ]
  }
}