DOI: 10.1109/iedm.2009.5424292. Monolithic three-dimensional integrated circuits using carbon nanotube FETs and interconnects

Monolithic three-dimensional integrated circuits using carbon nanotube FETs and interconnects

10.1109/iedm.2009.5424292

Crossref proceedings-article

IEEE

2009 IEEE International Electron Devices Meeting (IEDM) (263)

Bibliography

Hai Wei, Patil, N., Lin, A., Wong, H.-S. P., & Mitra, S. (2009). Monolithic three-dimensional integrated circuits using carbon nanotube FETs and interconnects. 2009 IEEE International Electron Devices Meeting (IEDM), 1â4.

Authors 5

Hai Wei (first)
Nishant Patil (additional)
Albert Lin (additional)
H.-S. Philip Wong (additional)
Subhasish Mitra (additional)

References 16 Referenced 4

10.1038/nnano.2007.77
10.1126/science.1058782 / Science by collins (2001)
10.1109/TNANO.2008.2004706
10.1126/science.1156588
{'key': 'ref14', 'first-page': '182', 'author': 'lin', 'year': '2009', 'journal-title': 'Proc Symp VLSI Tech'} / Proc Symp VLSI Tech by lin (2009)
{'journal-title': 'IEDM', 'year': '2009', 'author': 'patil', 'key': 'ref15'} / IEDM by patil (2009)
{'journal-title': 'Logic Design Principles', 'year': '1986', 'author': 'mccluskey', 'key': 'ref16'} / Logic Design Principles by mccluskey (1986)
{'key': 'ref4', 'first-page': '703', 'author': 'guo', 'year': '2004', 'journal-title': 'Proc IEDM'} / Proc IEDM by guo (2004)
{'key': 'ref3', 'first-page': '113', 'author': 'lin', 'year': '2006', 'journal-title': 'Proc Symp FPGA'} / Proc Symp FPGA by lin (2006)
{'key': 'ref6', 'first-page': '205', 'author': 'patil', 'year': '2008', 'journal-title': 'Proc Symp VLSI Tech'} / Proc Symp VLSI Tech by patil (2008)
10.1109/TNANO.2008.2006903
10.1109/TNANO.2009.2016562
10.1109/TCAD.2008.2003278
{'key': 'ref2', 'first-page': '599', 'author': 'liu', 'year': '2008', 'journal-title': 'Proc IEDM'} / Proc IEDM by liu (2008)
{'key': 'ref1', 'first-page': '58', 'author': 'borkar', 'year': '2009', 'journal-title': 'Proc Symp VLSI Tech'} / Proc Symp VLSI Tech by borkar (2009)
{'key': 'ref9', 'first-page': '1', 'author': 'wong', 'year': '2007', 'journal-title': 'Proc Symp VLSI-TSA'} / Proc Symp VLSI-TSA by wong (2007)

Dates

Type	When
Created	15 years, 4 months ago (March 30, 2010, 3:44 p.m.)
Deposited	8 years, 2 months ago (June 19, 2017, 2:42 a.m.)
Indexed	9 months, 4 weeks ago (Oct. 23, 2024, 6:11 a.m.)
Issued	15 years, 8 months ago (Dec. 1, 2009)
Published	15 years, 8 months ago (Dec. 1, 2009)
Published Print	15 years, 8 months ago (Dec. 1, 2009)

Funders 0

None

BibTeX

@inproceedings{Hai_Wei_2009, title={Monolithic three-dimensional integrated circuits using carbon nanotube FETs and interconnects}, url={http://dx.doi.org/10.1109/iedm.2009.5424292}, DOI={10.1109/iedm.2009.5424292}, booktitle={2009 IEEE International Electron Devices Meeting (IEDM)}, publisher={IEEE}, author={Hai Wei and Patil, Nishant and Lin, Albert and Wong, H.-S. Philip and Mitra, Subhasish}, year={2009}, month=dec, pages={1–4} }

JSON

{
  "indexed": {
    "date-parts": [
      [
        2024,
        10,
        23
      ]
    ],
    "date-time": "2024-10-23T10:11:38Z",
    "timestamp": 1729678298759,
    "version": "3.28.0"
  },
  "reference-count": 16,
  "publisher": "IEEE",
  "content-domain": {
    "domain": [],
    "crossmark-restriction": false
  },
  "published-print": {
    "date-parts": [
      [
        2009,
        12
      ]
    ]
  },
  "DOI": "10.1109/iedm.2009.5424292",
  "type": "proceedings-article",
  "created": {
    "date-parts": [
      [
        2010,
        3,
        30
      ]
    ],
    "date-time": "2010-03-30T19:44:20Z",
    "timestamp": 1269978260000
  },
  "page": "1-4",
  "source": "Crossref",
  "is-referenced-by-count": 4,
  "title": "Monolithic three-dimensional integrated circuits using carbon nanotube FETs and interconnects",
  "prefix": "10.1109",
  "author": [
    {
      "family": "Hai Wei",
      "sequence": "first",
      "affiliation": []
    },
    {
      "given": "Nishant",
      "family": "Patil",
      "sequence": "additional",
      "affiliation": []
    },
    {
      "given": "Albert",
      "family": "Lin",
      "sequence": "additional",
      "affiliation": []
    },
    {
      "given": "H.-S. Philip",
      "family": "Wong",
      "sequence": "additional",
      "affiliation": []
    },
    {
      "given": "Subhasish",
      "family": "Mitra",
      "sequence": "additional",
      "affiliation": []
    }
  ],
  "member": "263",
  "reference": [
    {
      "key": "ref10",
      "doi-asserted-by": "publisher",
      "DOI": "10.1038/nnano.2007.77"
    },
    {
      "key": "ref11",
      "doi-asserted-by": "crossref",
      "first-page": "706",
      "DOI": "10.1126/science.1058782",
      "volume": "292",
      "author": "collins",
      "year": "2001",
      "journal-title": "Science"
    },
    {
      "key": "ref12",
      "doi-asserted-by": "publisher",
      "DOI": "10.1109/TNANO.2008.2004706"
    },
    {
      "key": "ref13",
      "doi-asserted-by": "publisher",
      "DOI": "10.1126/science.1156588"
    },
    {
      "key": "ref14",
      "first-page": "182",
      "author": "lin",
      "year": "2009",
      "journal-title": "Proc Symp VLSI Tech"
    },
    {
      "journal-title": "IEDM",
      "year": "2009",
      "author": "patil",
      "key": "ref15"
    },
    {
      "journal-title": "Logic Design Principles",
      "year": "1986",
      "author": "mccluskey",
      "key": "ref16"
    },
    {
      "key": "ref4",
      "first-page": "703",
      "author": "guo",
      "year": "2004",
      "journal-title": "Proc IEDM"
    },
    {
      "key": "ref3",
      "first-page": "113",
      "author": "lin",
      "year": "2006",
      "journal-title": "Proc Symp FPGA"
    },
    {
      "key": "ref6",
      "first-page": "205",
      "author": "patil",
      "year": "2008",
      "journal-title": "Proc Symp VLSI Tech"
    },
    {
      "key": "ref5",
      "doi-asserted-by": "publisher",
      "DOI": "10.1109/TNANO.2008.2006903"
    },
    {
      "key": "ref8",
      "doi-asserted-by": "publisher",
      "DOI": "10.1109/TNANO.2009.2016562"
    },
    {
      "key": "ref7",
      "doi-asserted-by": "publisher",
      "DOI": "10.1109/TCAD.2008.2003278"
    },
    {
      "key": "ref2",
      "first-page": "599",
      "author": "liu",
      "year": "2008",
      "journal-title": "Proc IEDM"
    },
    {
      "key": "ref1",
      "first-page": "58",
      "author": "borkar",
      "year": "2009",
      "journal-title": "Proc Symp VLSI Tech"
    },
    {
      "key": "ref9",
      "first-page": "1",
      "author": "wong",
      "year": "2007",
      "journal-title": "Proc Symp VLSI-TSA"
    }
  ],
  "event": "2009 IEEE International Electron Devices Meeting (IEDM)",
  "container-title": "2009 IEEE International Electron Devices Meeting (IEDM)",
  "original-title": [],
  "link": [
    {
      "URL": "http://xplorestaging.ieee.org/ielx5/5419306/5424206/05424292.pdf?arnumber=5424292",
      "content-type": "unspecified",
      "content-version": "vor",
      "intended-application": "similarity-checking"
    }
  ],
  "deposited": {
    "date-parts": [
      [
        2017,
        6,
        19
      ]
    ],
    "date-time": "2017-06-19T06:42:14Z",
    "timestamp": 1497854534000
  },
  "score": 1,
  "resource": {
    "primary": {
      "URL": "http://ieeexplore.ieee.org/document/5424292/"
    }
  },
  "subtitle": [],
  "short-title": [],
  "issued": {
    "date-parts": [
      [
        2009,
        12
      ]
    ]
  },
  "references-count": 16,
  "URL": "http://dx.doi.org/10.1109/IEDM.2009.5424292",
  "relation": {},
  "subject": [],
  "published": {
    "date-parts": [
      [
        2009,
        12
      ]
    ]
  }
}