DOI: 10.1109/4.5953. Explicit formulation of delays in CMOS data paths

Explicit formulation of delays in CMOS data paths

10.1109/4.5953

Crossref journal-article

Institute of Electrical and Electronics Engineers (IEEE)

IEEE Journal of Solid-State Circuits (263)

Bibliography

Deschacht, D., Robert, M., & Auvergne, D. (1988). Explicit formulation of delays in CMOS data paths. IEEE Journal of Solid-State Circuits, 23(5), 1257â1264.

Authors 3

D. Deschacht (first)
M. Robert (additional)
D. Auvergne (additional)

References 25 Referenced 45

10.1049/el:19870525
{'key': 'ref11', 'author': 'robert', 'year': '1987', 'journal-title': 'Aigorithmcs devaluation des performances temporelles des structures CMOS'} / Aigorithmcs devaluation des performances temporelles des structures CMOS by robert (1987)
{'key': 'ref12', 'first-page': '627', 'article-title': 'Switching response of complementary symmetry MOS transistor logic circuits', 'volume': '25', 'author': 'burns', 'year': '1964', 'journal-title': 'RCA Rev'} / RCA Rev / Switching response of complementary symmetry MOS transistor logic circuits by burns (1964)
10.1109/TCS.1981.1085042
{'key': 'ref14', 'first-page': '94', 'author': 'hodges', 'year': '1983', 'journal-title': 'Analysis and Design of Digital Integrated Circuits'} / Analysis and Design of Digital Integrated Circuits by hodges (1983)
{'key': 'ref15', 'author': 'sze', 'year': '1981', 'journal-title': 'Physics of Semiconductor Devices'} / Physics of Semiconductor Devices by sze (1981)
{'key': 'ref16', 'author': 'mead', 'year': '1980', 'journal-title': 'Introduction to VLSI Systems'} / Introduction to VLSI Systems by mead (1980)
10.1109/JSSC.1985.1052339
10.1109/JSSC.1987.1052705
{'key': 'ref19', 'first-page': '198', 'article-title': 'Timing models for MOS pass networks', 'author': 'horowitz', 'year': '1983', 'journal-title': 'Proc IEEE Custom Integrated Circuit Conf'} / Proc IEEE Custom Integrated Circuit Conf / Timing models for MOS pass networks by horowitz (1983)
10.1109/DAC.1984.1585850
10.1109/TCAD.1983.1270030
{'key': 'ref6', 'first-page': '761', 'article-title': 'Switch level timing analysis of VLSI MOS circuits', 'author': 'overhauser', 'year': '1986', 'journal-title': 'Proc ISCS'} / Proc ISCS / Switch level timing analysis of VLSI MOS circuits by overhauser (1986)
{'key': 'ref5', 'first-page': '188', 'volume': 'cad 5', 'author': 'lin', 'year': '1986', 'journal-title': 'IEEE Trans Computer-Aided Des'} / IEEE Trans Computer-Aided Des by lin (1986)
{'key': 'ref8', 'author': 'tempier', 'year': '1987', 'journal-title': "Contribution � la d�termination de crit�res d'optimisation de structures int�gr�es NMOS"} / Contribution � la d�termination de crit�res d'optimisation de structures int�gr�es NMOS by tempier (1987)
10.1109/JSSC.1986.1052525
{'key': 'ref2', 'first-page': '445', 'article-title': 'A table driven delay operator approach to timing simulation of VLSI circuits', 'author': 'rao', 'year': '0', 'journal-title': 'Proc ICCD 83'} / Proc ICCD 83 / A table driven delay operator approach to timing simulation of VLSI circuits by rao (0)
10.1109/TCAD.1986.1270224
10.1051/rphysap:0198700220103100
{'key': 'ref20', 'article-title': 'Delay time modeling of transmission gates in MOS LSI', 'author': 'auvergne', 'year': '1986', 'journal-title': 'Proc Integrated Circuit Technology Conf'} / Proc Integrated Circuit Technology Conf / Delay time modeling of transmission gates in MOS LSI by auvergne (1986)
10.1145/317825.317991
10.1109/JSSC.1984.1052221
10.1016/0038-1101(83)90160-0
10.1109/TCAD.1986.1270236
10.1109/TCAD.1987.1270271

Dates

Type	When
Created	22 years, 11 months ago (Aug. 24, 2002, 3:45 p.m.)
Deposited	3 years, 8 months ago (Nov. 29, 2021, 3:07 p.m.)
Indexed	4 months, 3 weeks ago (March 30, 2025, 9:09 a.m.)
Issued	37 years, 7 months ago (Jan. 1, 1988)
Published	37 years, 7 months ago (Jan. 1, 1988)
Published Print	37 years, 7 months ago (Jan. 1, 1988)

Funders 0

None

BibTeX

@article{Deschacht_1988, title={Explicit formulation of delays in CMOS data paths}, volume={23}, ISSN={0018-9200}, url={http://dx.doi.org/10.1109/4.5953}, DOI={10.1109/4.5953}, number={5}, journal={IEEE Journal of Solid-State Circuits}, publisher={Institute of Electrical and Electronics Engineers (IEEE)}, author={Deschacht, D. and Robert, M. and Auvergne, D.}, year={1988}, pages={1257–1264} }

JSON

{
  "indexed": {
    "date-parts": [
      [
        2025,
        3,
        30
      ]
    ],
    "date-time": "2025-03-30T13:09:15Z",
    "timestamp": 1743340155455
  },
  "reference-count": 25,
  "publisher": "Institute of Electrical and Electronics Engineers (IEEE)",
  "issue": "5",
  "license": [
    {
      "start": {
        "date-parts": [
          [
            1988,
            1,
            1
          ]
        ],
        "date-time": "1988-01-01T00:00:00Z",
        "timestamp": 567993600000
      },
      "content-version": "vor",
      "delay-in-days": 0,
      "URL": "https://ieeexplore.ieee.org/Xplorehelp/downloads/license-information/IEEE.html"
    }
  ],
  "content-domain": {
    "domain": [],
    "crossmark-restriction": false
  },
  "published-print": {
    "date-parts": [
      [
        1988
      ]
    ]
  },
  "DOI": "10.1109/4.5953",
  "type": "journal-article",
  "created": {
    "date-parts": [
      [
        2002,
        8,
        24
      ]
    ],
    "date-time": "2002-08-24T19:45:59Z",
    "timestamp": 1030218359000
  },
  "page": "1257-1264",
  "source": "Crossref",
  "is-referenced-by-count": 45,
  "title": "Explicit formulation of delays in CMOS data paths",
  "prefix": "10.1109",
  "volume": "23",
  "author": [
    {
      "given": "D.",
      "family": "Deschacht",
      "sequence": "first",
      "affiliation": []
    },
    {
      "given": "M.",
      "family": "Robert",
      "sequence": "additional",
      "affiliation": []
    },
    {
      "given": "D.",
      "family": "Auvergne",
      "sequence": "additional",
      "affiliation": []
    }
  ],
  "member": "263",
  "reference": [
    {
      "key": "ref10",
      "doi-asserted-by": "publisher",
      "DOI": "10.1049/el:19870525"
    },
    {
      "key": "ref11",
      "author": "robert",
      "year": "1987",
      "journal-title": "Aigorithmcs devaluation des performances temporelles des structures CMOS"
    },
    {
      "key": "ref12",
      "first-page": "627",
      "article-title": "Switching response of complementary symmetry MOS transistor logic circuits",
      "volume": "25",
      "author": "burns",
      "year": "1964",
      "journal-title": "RCA Rev"
    },
    {
      "key": "ref13",
      "doi-asserted-by": "publisher",
      "DOI": "10.1109/TCS.1981.1085042"
    },
    {
      "key": "ref14",
      "first-page": "94",
      "author": "hodges",
      "year": "1983",
      "journal-title": "Analysis and Design of Digital Integrated Circuits"
    },
    {
      "key": "ref15",
      "author": "sze",
      "year": "1981",
      "journal-title": "Physics of Semiconductor Devices"
    },
    {
      "key": "ref16",
      "author": "mead",
      "year": "1980",
      "journal-title": "Introduction to VLSI Systems"
    },
    {
      "key": "ref17",
      "doi-asserted-by": "publisher",
      "DOI": "10.1109/JSSC.1985.1052339"
    },
    {
      "key": "ref18",
      "doi-asserted-by": "publisher",
      "DOI": "10.1109/JSSC.1987.1052705"
    },
    {
      "key": "ref19",
      "first-page": "198",
      "article-title": "Timing models for MOS pass networks",
      "author": "horowitz",
      "year": "1983",
      "journal-title": "Proc IEEE Custom Integrated Circuit Conf"
    },
    {
      "key": "ref4",
      "doi-asserted-by": "publisher",
      "DOI": "10.1109/DAC.1984.1585850"
    },
    {
      "key": "ref3",
      "doi-asserted-by": "publisher",
      "DOI": "10.1109/TCAD.1983.1270030"
    },
    {
      "key": "ref6",
      "first-page": "761",
      "article-title": "Switch level timing analysis of VLSI MOS circuits",
      "author": "overhauser",
      "year": "1986",
      "journal-title": "Proc ISCS"
    },
    {
      "key": "ref5",
      "first-page": "188",
      "volume": "cad 5",
      "author": "lin",
      "year": "1986",
      "journal-title": "IEEE Trans Computer-Aided Des"
    },
    {
      "key": "ref8",
      "author": "tempier",
      "year": "1987",
      "journal-title": "Contribution \ufffd la d\ufffdtermination de crit\ufffdres d'optimisation de structures int\ufffdgr\ufffdes NMOS"
    },
    {
      "key": "ref7",
      "doi-asserted-by": "publisher",
      "DOI": "10.1109/JSSC.1986.1052525"
    },
    {
      "key": "ref2",
      "first-page": "445",
      "article-title": "A table driven delay operator approach to timing simulation of VLSI circuits",
      "author": "rao",
      "year": "0",
      "journal-title": "Proc ICCD 83"
    },
    {
      "key": "ref9",
      "doi-asserted-by": "publisher",
      "DOI": "10.1109/TCAD.1986.1270224"
    },
    {
      "key": "ref1",
      "doi-asserted-by": "publisher",
      "DOI": "10.1051/rphysap:0198700220103100"
    },
    {
      "key": "ref20",
      "article-title": "Delay time modeling of transmission gates in MOS LSI",
      "author": "auvergne",
      "year": "1986",
      "journal-title": "Proc Integrated Circuit Technology Conf"
    },
    {
      "key": "ref22",
      "doi-asserted-by": "publisher",
      "DOI": "10.1145/317825.317991"
    },
    {
      "key": "ref21",
      "doi-asserted-by": "publisher",
      "DOI": "10.1109/JSSC.1984.1052221"
    },
    {
      "key": "ref24",
      "doi-asserted-by": "publisher",
      "DOI": "10.1016/0038-1101(83)90160-0"
    },
    {
      "key": "ref23",
      "doi-asserted-by": "publisher",
      "DOI": "10.1109/TCAD.1986.1270236"
    },
    {
      "key": "ref25",
      "doi-asserted-by": "publisher",
      "DOI": "10.1109/TCAD.1987.1270271"
    }
  ],
  "container-title": "IEEE Journal of Solid-State Circuits",
  "original-title": [],
  "link": [
    {
      "URL": "http://xplorestaging.ieee.org/ielx1/4/290/00005953.pdf?arnumber=5953",
      "content-type": "unspecified",
      "content-version": "vor",
      "intended-application": "similarity-checking"
    }
  ],
  "deposited": {
    "date-parts": [
      [
        2021,
        11,
        29
      ]
    ],
    "date-time": "2021-11-29T20:07:05Z",
    "timestamp": 1638216425000
  },
  "score": 1,
  "resource": {
    "primary": {
      "URL": "http://ieeexplore.ieee.org/document/5953/"
    }
  },
  "subtitle": [],
  "short-title": [],
  "issued": {
    "date-parts": [
      [
        1988
      ]
    ]
  },
  "references-count": 25,
  "journal-issue": {
    "issue": "5"
  },
  "URL": "http://dx.doi.org/10.1109/4.5953",
  "relation": {},
  "ISSN": [
    "0018-9200"
  ],
  "subject": [],
  "container-title-short": "IEEE J. Solid-State Circuits",
  "published": {
    "date-parts": [
      [
        1988
      ]
    ]
  }
}