Abstract
The operation of four basic two-input logic gates fabricated with a single graphene transistor is demonstrated. Single-transistor operation is obtained in a circuit designed to exploit the charge neutrality point of graphene to perform Boolean logic. The type of logic function is selected by offset of the input digital signals. The merits and limitations of the fabricated gates are assessed by comparing their performance with that of conventional logic gates.
References
36
Referenced
212
{'key': '2023062501105663600_c1'}
10.1038/nnano.2007.300
/ Nat. Nanotechnol. (2007)10.1038/nmat1849
/ Nature Mater. (2007)10.1109/JPROC.2003.818338
/ Proc. IEEE (2003)10.1038/nnano.2007.77
/ Nat. Nanotechnol. (2007)10.1038/nmat2003
/ Nature Mater. (2007)10.1021/nl801827v
/ Nano Lett. (2009)10.1021/nl072566s
/ Nano Lett. (2007)10.1038/nnano.2008.329
/ Nat. Nanotechnol. (2009)10.1103/PhysRevLett.98.206805
/ Phys. Rev. Lett. (2007)10.1016/j.ssc.2008.02.024
/ Solid State Commun. (2008)10.1038/nnano.2008.199
/ Nat. Nanotechnol. (2008)10.1126/science.293.5537.2044
/ Science (2001)10.1126/science.1102896
/ Science (2004)10.1109/LED.2007.891668
/ IEEE Electron Device Lett. (2007)10.1126/science.1130681
/ Science (2006)10.1126/science.1150878
/ Science (2008)10.1109/LED.2008.2001179
/ IEEE Electron Device Lett. (2008)10.1143/JJAP.24.L853
/ Jpn. J. Appl. Phys., Part 2 (1985)10.1063/1.125843
/ Appl. Phys. Lett. (2000)10.1049/el:20040554
/ Electron. Lett. (2004)10.1063/1.1894594
/ Appl. Phys. Lett. (2005){'volume-title': 'CMOS Digital Integrated Circuits Analysis Design', 'year': '2002', 'key': '2023062501105663600_c23'}
/ CMOS Digital Integrated Circuits Analysis Design (2002)10.1109/4.303715
/ IEEE J. Solid-State Circuits (1994)10.1103/PhysRevLett.97.187401
/ Phys. Rev. Lett. (2006)10.1021/nl0808684
/ Nano Lett. (2008)10.1038/nphys781
/ Nat. Phys. (2008)10.1021/ar010152e
/ Acc. Chem. Res. (2002){'volume-title': 'Physics of Semiconductor Devices', 'year': '1981', 'key': '2023062501105663600_c29'}
/ Physics of Semiconductor Devices (1981)10.1103/PhysRevLett.100.206803
/ Phys. Rev. Lett. (2008)10.1063/1.2171474
/ Appl. Phys. Lett. (2006)10.1063/1.2362989
/ Appl. Phys. Lett. (2006)10.1109/IEDM.2007.4418914
/ Tech. Dig. - Int. Electron Devices Meet.10.1021/nl803316h
/ Nano Lett. (2009)10.1063/1.2789673
/ Appl. Phys. Lett. (2007)10.1063/1.2803074
/ Appl. Phys. Lett. (2007)
Dates
Type | When |
---|---|
Created | 16 years, 6 months ago (Feb. 18, 2009, 10:14 p.m.) |
Deposited | 2 years, 1 month ago (June 25, 2023, 1:37 a.m.) |
Indexed | 2 weeks, 4 days ago (Aug. 6, 2025, 8:18 a.m.) |
Issued | 16 years, 6 months ago (Feb. 16, 2009) |
Published | 16 years, 6 months ago (Feb. 16, 2009) |
Published Online | 16 years, 6 months ago (Feb. 18, 2009) |
Published Print | 16 years, 6 months ago (Feb. 16, 2009) |
@article{Sordan_2009, title={Logic gates with a single graphene transistor}, volume={94}, ISSN={1077-3118}, url={http://dx.doi.org/10.1063/1.3079663}, DOI={10.1063/1.3079663}, number={7}, journal={Applied Physics Letters}, publisher={AIP Publishing}, author={Sordan, Roman and Traversi, Floriano and Russo, Valeria}, year={2009}, month=feb }