Crossref journal-article
Springer Science and Business Media LLC
Analog Integrated Circuits and Signal Processing (297)
Bibliography

Mead, C. A. (1994). Scaling of MOS technology to submicrometer feature sizes. Analog Integrated Circuits and Signal Processing, 6(1), 9–25.

Authors 1
  1. Carver A. Mead (first)
References 34 Referenced 46
  1. C. Mead and L. Conway,Introduction to VLSI Systems, Addison-Wesley: Reading, MA, 1980. / Introduction to VLSI Systems by C. Mead (1980)
  2. C. Mead,Analog VLSI and Neural Systems, Addison-Wesley: Reading, MA, 1989. / Analog VLSI and Neural Systems by C. Mead (1989)
  3. B. Hoeneisen and C.A. Mead, ?Fundamental limitations in microelectronics. I: MOS technology,?Solid-State Electron., Vol. 15, pp. 819?829, 1972. (10.1016/0038-1101(72)90103-7) / Solid-State Electron. by B. Hoeneisen (1972)
  4. M. Nagata, ?Limitations, innovations, and challenges of circuits and devices into a half micrometer and beyond,?IEEE J. Solid-State Circuits, Vol. 27, pp. 465?472, 1992. (10.1109/4.126533) / IEEE J. Solid-State Circuits by M. Nagata (1992)
  5. B. Davari, W.-H. Chang, K.E. Petrillo, C.Y. Wong, D. Moy, Y. Taur, M.R. Wordeman, J.Y-C. Sun, C.C-H. Hsu, and M.R. Polcari, ?A high-performance 0.25-�m CMOS technology. II: Technology,?IEEE Trans. Electron Dev., Vol. 39, pp. 967?975, 1992. (10.1109/16.127490) / IEEE Trans. Electron Dev. by B. Davari (1992)
  6. W.-H. Chang, B. Davari, M. Wordeman, Y. Taur, C.C-H. Hsu, and M.D. Rodriguez, ?A high-performance 0.25-�m CMOS technology. I: Design and characterization,?IEEE Trans. Electron Dev., Vol. 39, pp. 959?966, 1992. (10.1109/16.127489) / IEEE Trans. Electron Dev. by W.-H. Chang (1992)
  7. A. Bryant, B. El-Kareh, T. Furukawa, W.P. Noble, E.J. Nowak, W. Schwittek, and W. Tonti, ?A fundamental performance limit of optimized 3.3-V sub-quarter-micrometer fully overlapped LDD MOSFETs,?IEEE Trans. Electron Dev.., Vol. 39, pp. 1208?1215, 1992. (10.1109/16.129105) / IEEE Trans. Electron Dev.. by A. Bryant (1992)
  8. R.H. Yan, K.F. Lee, D.Y. Jeon, Y.O. Kim, D.M. Tennant, E.H. Westerwick, G.M. Chin, M.D. Morris, K. Early, and P. Mulgren, ?High-performance deep-submicrometer Si MOSFETs using vertical doping engineering,?IEEE Trans. Electron Dev., Vol. 39, p. 2639, 1992. (10.1109/16.163487) / IEEE Trans. Electron Dev. by R.H. Yan (1992)
  9. Y. Yamaguchi, A. Ishibashi, M. Shimizu, T. Nishimura, K. Tsukamoto, K. Horie, and Y. Akasaka, ?A high-speed 0.6-�m 16K CMOS gate array on a thin SIMOX film,?IEEE Trans. Electron Dev., Vol. 1, pp. 179?185, 1993. (10.1109/16.249442) / IEEE Trans. Electron Dev. by Y. Yamaguchi (1993)
  10. M. Iwase, T. Mizuno, M. Takahashi, H. Niiyama, M. Fukumoto, K. Ishida, S. Inaba, Y. Takigami, A. Sanda, A. Toriumi, and M. Yoshimi, ?High-performance 0.10-�m CMOS devices operating at room temperature,?IEEE Electron Dev. Lett., Vol. 14, pp. 51?53, 1993. (10.1109/55.215105) / IEEE Electron Dev. Lett. by M. Iwase (1993)
  11. C. Hu, ?Future CMOS scaling and reliability,?Proc. IEEE, Vol. 81, pp. 682?689, 1993. (10.1109/5.220900) / Proc. IEEE by C. Hu (1993)
  12. R.F. Lyon, ?Cost, power, and parallelism in speech signal processing,? inProc. IEEE 1993 Custom Integrated Circuits Conf., San Diego, CA, pp. 15.1.1-15.1.9, 1993. (10.1109/CICC.1993.590718)
  13. M. Lenzlinger and E.H. Snow, ?Fowler-Nordheim tunneling into thermally grown SiO2,?J. Appl. Phys., Vol. 40, pp. 278?283, 1969. (10.1063/1.1657043) / J. Appl. Phys. by M. Lenzlinger (1969)
  14. T. Hori, S. Akamatsu, and Y. Odake, ?Deep-submicrometer CMOS technology with reoxidized or annealed nitrided-oxide gate dielectrics prepared by rapid thermal processing,?IEEE Trans. Electron Dev., Vol. 39, pp. 118?126, 1992. (10.1109/16.108220) / IEEE Trans. Electron Dev. by T. Hori (1992)
  15. J. Su��, P. Olivo, and B. Ricc�, ?Quantum-mechanical modeling of accumulation layers in MOS structure,?IEEE Trans. Electron Dev., Vol. 39, pp. 1732?1739, 1992. (10.1109/16.141240) / IEEE Trans. Electron Dev. by J. Su�� (1992)
  16. A.G. Chynoweth, W.L. Feldmann, C.A. Lee, R.A. Logan, and G.L. Pearson, ?Internal field emission at narrow silicon and germaniump-n junctions,?Phys. Rev., Vol. 118, pp. 425?434, 1960. (10.1103/PhysRev.118.425) / Phys. Rev. by A.G. Chynoweth (1960)
  17. R.A. Logan and A.G. Chynoweth, ?Effect of degenerate semiconductor band structure on current-voltage characteristics of silicon tunnel diodes,?Phys. Rev., Vol. 131, pp. 89?95, 1963. (10.1103/PhysRev.131.89) / Phys. Rev. by R.A. Logan (1963)
  18. J.B. Krieger, ?Theory of electron tunneling in semiconductors with degenerate band structure,?Ann. Phys., Vol. 36, pp. 1?60, 1966. (10.1016/0003-4916(66)90289-2) / Ann. Phys. by J.B. Krieger (1966)
  19. R.B. Fair and H.W. Wivell, ?Zener and avalanche breakdown in as-implanted low-voltage Si n-p junctions,?IEEE Trans. Electron Dev., Vol. ED-23, pp. 512?518, 1976. (10.1109/T-ED.1976.18438) / IEEE Trans. Electron Dev. by R.B. Fair (1976)
  20. J.M.C. Stork and R.D. Isaac, ?Tunneling in base-emitter junctions,?IEEE Trans. Electron Devi., Vol. ED-30, pp. 1527?1534, 1983. (10.1109/T-ED.1983.21333) / IEEE Trans. Electron Devi. by J.M.C. Stork (1983)
  21. E. Hackbarth and D.-L. Tang, ?Inherent and stress-induced leakage in heavily doped silicon junctions,?IEEE Trans. Electron Dev., Vol. 35, pp. 2108?2118, 1988. (10.1109/16.8784) / IEEE Trans. Electron Dev. by E. Hackbarth (1988)
  22. M. Reisch, ?Tunneling-induced leakage currents inpn junctions,?AE�, Band 44, pp. 368-376, 1990.
  23. G.P. Li, E. Hackbarth, and T.-C. Chen, ?Identification and implication of a perimeter tunneling current component in advanced self-aligned bipolar transistors,?IEEE Trans. Electron Dev., Vol. ED-35, pp. 89?95, 1988. / IEEE Trans. Electron Dev. by G.P. Li (1988)
  24. R.R. Troutman, ?VLSI limitations from drain-induced barrier lowering,?IEEE Trans. Electron Dev., Vol. ED-26, pp. 461?469, 1979. (10.1109/T-ED.1979.19449) / IEEE Trans. Electron Dev. by R.R. Troutman (1979)
  25. M.J. Deen and Z.X. Yan, ?DIBL in short-channel NMOS devices at 77 K,?IEEE Trans. Electron Dev., Vol. 39, pp. 908?915, 1992. (10.1109/16.127482) / IEEE Trans. Electron Dev. by M.J. Deen (1992)
  26. M.J. Van der Tol and S.G. Chamberlain, ?Drain-induced barrier lowering in buried-channel MOSFETs,?IEEE Trans. Electron Dev., Vol. 40, pp. 741?749, 1993. (10.1109/16.202786) / IEEE Trans. Electron Dev. by M.J. Tol Van der (1993)
  27. J.G.C. Bakker, ?Simple analytical expressions for the fringing field and fringing-field-induced transfer time in charge-coupled devices,?IEEE Trans. Electron Dev., Vo.. 38, pp. 1152?1161, 1991. (10.1109/16.78393) / IEEE Trans. Electron Dev. by J.G.C. Bakker (1991)
  28. T.A. Fjeldly and M. Shur, ?Threshold voltage modeling and the subthreshold regime of operation of short-channel MOSFETs,?IEEE Trans. Electron Dev., Vol. 40, pp. 137?145, 1993. (10.1109/16.249436) / IEEE Trans. Electron Dev. by T.A. Fjeldly (1993)
  29. S. NoorMohammad, ?Unified model for drift velocities of electrons and holes in semiconductors as a function of temperature and electric field,?Solid-State Electron., Vol. 35, pp. 1391?1396, 1992. (10.1016/0038-1101(92)90072-K) / Solid-State Electron. by S. Noor Mohammad (1992)
  30. K. Nishinohara, N. Shigyo, and T. Wada, ?Effects of microscopic fluctuations in dopant distributions on MOSFET threshold voltage,?IEEE Trans. Electron Dev., Vol. 39, pp. 634?639, 1992. (10.1109/16.123489) / IEEE Trans. Electron Dev. by K. Nishinohara (1992)
  31. J.B. Burr and A.M. Peterson, ?Energy considerations in multichip-module based multiprocessors,? inIEEE Int. Conf., Computer Design, pp. 593-600, 1991. (10.1109/ICCD.1991.139981)
  32. D. Liu and C. Svensson, ?Trading speed for low power by choice of supply and threshold voltages,?IEEE J. Solid-State Circuits, Vol. 28, pp. 10?17, 1993. (10.1109/4.179198) / IEEE J. Solid-State Circuits by D. Liu (1993)
  33. B.T. Murphy, ?Minimization of transistor delay at a given power density,?IEEE Trans. Electron Dev., Vol. 40, 414?420, 1993. (10.1109/16.182522) / IEEE Trans. Electron Dev. by B.T. Murphy (1993)
  34. B. Hoeneisen and C.A. Mead, ?Current-voltage characteristics of small size MOS transistors,?IEEE Trans. Electron Dev., Vol. 19, pp. 382?383, 1972. (10.1109/T-ED.1972.17428) / IEEE Trans. Electron Dev. by B. Hoeneisen (1972)
Dates
Type When
Created 20 years, 6 months ago (Feb. 26, 2005, 3:16 p.m.)
Deposited 8 months ago (Dec. 24, 2024, 12:24 p.m.)
Indexed 3 months, 1 week ago (May 18, 2025, 1:22 a.m.)
Issued 31 years, 1 month ago (July 1, 1994)
Published 31 years, 1 month ago (July 1, 1994)
Published Print 31 years, 1 month ago (July 1, 1994)
Funders 0

None

@article{Mead_1994, title={Scaling of MOS technology to submicrometer feature sizes}, volume={6}, ISSN={1573-1979}, url={http://dx.doi.org/10.1007/bf01250732}, DOI={10.1007/bf01250732}, number={1}, journal={Analog Integrated Circuits and Signal Processing}, publisher={Springer Science and Business Media LLC}, author={Mead, Carver A.}, year={1994}, month=jul, pages={9–25} }